nal sequence %(I;) to obtain a new transmitted sequence y(k). Without loss of generality, the simplest FIR filter with two coefficients writes This paper addresses the extension of the behavioral modeling via parametric relations to differential drivers with preemphasis. These devices are of paramount importance to en-
On the other hand, the increasing complexity of driver and receiver circuits demands for accurate and efficient models to be used in system-level simulations aimed at the assessment of data link performance and signal integrity effects. In this study, the state-of-the-art M d o g approach for the behavioral macromodeling of digital devices, discussed in [5, 6, 7, 81 is extended to this class of devices. Macromodels are expressed in terms of suitable nonlinear parametric relations, that can be easily estimated from device port responses and can be readily converted into SPICE-like subcircuits or directly implemented as metalanguage descriptions, like VHDL-AMs. Besides, the models are fully compatible with IBIS (Input Output Buffer Information Specification), the standard for the description of digital integrated circuits [9] . IBIS ver. 4.1, within the framework of mulrilingual extension, allows for the inclusion of models in different possible languages, enabling the use of the proposed model in most EDA tools.
Device and model structure
This Section illustrates the basic structure of a driver circuit with pre-emphasis and discusses its modeling. We start by considering a generic bit stream defined by a discrete-time sequencez(k) , k = 1,2, ... that must be sent on the interconnect, where z € (0,l). For enhancing the high frequency components of transmitted signal, a common solution is to apply a FIR (Finite Impulse Response) filtering technique to the origiwhose transfer function in the z-domain is H ( z ) = a l + a z z p l , and the frequency response turns out to be H ( w ) = a1 + u2 e x p ( -j w T ) , where T is the pulse width. As an example, A suitable design of the filter, i.e., the tuning of the filter coefficients al, a2 of ( I ) leads to the optimal transmitted signal compensating for the frequency attenuation of the interconnect (i.e.. the communication channel) and to good quality received signals (a discussion on the tuning of the filter coefficients can be found in [IO] ). and a2 are coefficients taking into account the drivers strenghts. This is the mechanism for the analog implementation of the FIR filter of(1).
As an example, Fig. 3 shows the output voltage responses of a driver with the same structure described in the scheme of Fig. 2 ,
In each subplot, the vertica1 dotted lines indicate the intervals defined by the discrete-time k . More details on this class of devices can be fond in [2, 3, 41. for the sake of simplicity) (3 1 where submodels i l d~, i l d~ account for the device d behavior in the fixed high and low state, respectively, and i l e~. i l e~ are the corresponding submodels for the driver e. All submodels are nonlinear dynamic parametric relations whose inputs are the port voltage variables w l ( t ) and vz(t). In the previous representation, the other terms are weighting signals accounting for the synchronous delayed state transitions of the two output stages.
The estimation of model (3) amounts to computing the weighting signals and the parameters defining its submodels. This is a direct extension of the procedure discussed in [XI for the case of a standard differential stage like d and e in Fig. 2 . However, the estimation of (3) implies the complete and separate access to each of the two drivers composing the output stage. In order to simplify the modeling procedure, the approxima- For the structure of Fig. 2 , a behavioral macromodel would be a set of nonlinear dynamic relations approximating the output port currents il and iz flowing out of the device port terminals. According to (2) , il and 22 are sums of the drivers output currents, and these can be effectively approximated by means of two-piece parametric representations as described in [7, 81. In such a way, the following model representation for the complete driver of Fig. 2 can be adopted (only current il is discussed here (5).
w e H ( t ) i l e H -I-W l e L ( t ) i l e L ]
It is worth noting that the above representation was derived for the class of two-tap differential drivers like the one of Fig. 2, implementing a FIR filter with two coefficients. However, representation ( 5 ) is more general and holds also for the case of differential drivers implementing FIR filters with a higher number of coefficients.
Application Example
In this Section, the proposed modeling approach is demon- For the macromodel estimation, the weighting signals and submodels of (5) are computed through the procedure outlined in the previous Section and the obtained macromodels are implemented as SPICE subcircuits, In all tests carried out in this study, the accuracy of the proposed macromodel has been quan- waveforms computed for the macromodel and for the reference model. In this test, the timing error is 5 ps and the maximum relative error turns out to be less than 5%. It is ought to remark that the three macromodels involved in this test differ only for their weighting signals (see (3, which, however, are obtained from a single set of generating coefficients by different juxtaposition in time of their edges. In other words, the proposed macromodels can be considered parametric in the duration of the bit time.
As a second validation, a test setup consisting of two Thevenin sources connected to the output terminals of the example driver is considered. Each Thevenin source consists of the series connection of a Rs = 50 R resistor and an independent voltage source. In this test, the driver produces a "0 0 1 1 11 , . . " bit stream (see the top panel of Fig. 5 ) and the bit time is set to the unrealistic value of 10ns in order to alfow the driver response to reach steady state values before the starting of each transition. The middle panel of Fig. 5 shows the waveforms of the two voltage sources (labelled as e l ( t ) and ez(t)). The two waveforms have non-synchronous transitions in order to excite both the differential and the common mode operation of the de- The efficiency gain of the proposed macromodels w.r.t. the original transistor level models depends on two factors: the implementation of the logical block L and the complexity of the analog driver devices. Analog implementations of L, as in conventional transistor-level models, requires a run-in time delay for proper operation. As an example, the run-in time of the transistor-level model of the device of this study is 150 ns (Le., approx. 500 clock cycIe at 3.125 Gbls), which considerably increases simulation times. On the contrary, the proposed macromodel automatically includes the role of the logical block into the weighting signals of (3, thus avoiding, even in a SPICE-like implementation, the overhead of the run-in time. The efficiency gain for the analog driver components, instead, compares to that allowed by the M d o g approach for conventional devices, i.e., speed-up factors on the order of 5 t 100 are possible.
Conclusions
This paper discusses the development of suitable macromodels of differential drivers with pre-emphasis. The proposed models are mathematical relations expressed in terms of parametric equations that completely hide the internal structure of de- 
